I.
INTRODUCTION
shows a buck switched-mode converter with complementary power MOSFET switches, typical for low-power portable applications. In such applications, all components except L and C can be easily integrated on the same CMOS die [1] [2] [3] [4] [5] [6] [7] . To reduce the size of the filtering components, the converter switching frequency has been increased to the MHz range [1, 2] . Even higher switching frequencies, in the hundreds of MHz, have been reported [8] .
With the trend of monolithic integration, higher switching frequencies and reduced size, maintaining high efficiency requires detailed and comprehensive power stage optimization. In the IC design area, reliable simulation models are available, and design verifications are commonly done through detailed circuit simulations. However, a brute-force approach of testing various combinations of design parameters through repeated simulations of the complete circuit is very time consuming and ineffective. Instead, the objective of this paper is to enable power stage optimization using simplified analytical loss models that are well correlated to detailed circuit simulations.
Gate-driver loss modeling and optimization have been addressed in [4] [5] [6] [7] . In [5] , a CMOS power stage design was based on zero-voltage switching (ZVS) operation. More complete loss models and design optimization methods were presented in [6, 7] , but without constraints on the driver tapering factor or considerations of the power-switch losses due to voltage/current overlaps. In this paper, which is an extension of the approaches described in [6, 7] , these restrictions are removed.
The objectives of the paper are to present a detailed analytical loss model for the power stage including the drivers and the power switches, and to show how the model allows optimum selection of the design parameters to minimize the total loss in the power stage. The power loss model is derived in Section II. Efficiency optimization is discussed in Section III. Section IV presents modeling and optimization results for a 2-to-1 V, 200 mA converter in a standard 0.35µ CMOS process, with switching frequencies in the range from 1 MHz to 10 MHz. 
II. POWER STAGE LOSS MODEL

A. Model of the driver circuit
The driver circuit consists of a chain of inverters with a tapering factor tf, as shown in Figure 2 . It is well known that the power dissipation of an inverter can be expressed as F s V G 2 C, where F s is the switching frequency, V G is the driver supply voltage, and C is a capacitance. Assuming that the capacitance C of the intermediate stages is proportional to the size of the channel area [3] , and that all devices have minimum lengths L, the power dissipation of the i th inverter in the chain can be expressed as: Figure 3 shows a simulation setup for estimating the parameters C x and C y . In the circuit of Fig. 3, V Based on the model (1), the power dissipation of the n-stage inverter chain can be calculated as a geometric series,
Inverter chain in the gate driver, and the power switches: the circuit design parameters are:
In the switching converter, the last stage is not an inverter, but a large power MOSFET switch. Therefore, the tapering factor is defined as the ratio of the total channel widths between adjacent stages in the driver. A constant tapering factor equalizes the propagation delay for each stage. Let us define two auxiliary parameters [6, 7] :
As in standard CMOS logic-gate designs, the parameter b can be chosen to equalize the rise and fall times (e.g., b = 3, approximately equal to the ratio of the electron/hole mobility). Let W P1 and W N1 be the channel widths of the power switches. Figure 8 shows the complete parameterized circuit diagram of the power stage. The total power dissipation of the driver circuit for the PMOS power switch can be expressed as:
We simplify the expression by noting that the power dissipation in the input stages is insignificant, and so we can let n → ∞, where n is the number of inverter stages in the driver. Figure 9 shows how the model (5) accurately predicts the driver power dissipation, within 3% of the results obtained by complete circuit simulation. The driver power P drv,N for the NMOS power switch has the same form as P drv,P in (5). Figure 10 shows the power switches and the filter with various parasitic resistances contributing to the conduction losses: the inductor resistance R L , the capacitor esr R C , the bonding wire and the package resistances R Bonding , the board resistance R Board , the routing metal resistance R Route , and the channel resistance of the power switches (R on ). For the power-stage optimization, we take into account the resistances directly related to the size of the power switches, W P1 and W N1 . In addition, we assume that optimum dead-times are employed to minimize the switching loss, which is a requirement for successful high-frequency operation [9] . In this case, the waveform of the SW node approximates ideal square wave. 
B. Model of the power switches
where D is the duty cycle and R on,P , R on,N denote the channel resistance per 1 µm width, for the minimum channel length. The expressions (7), (8) can be easily modified to take into account the inductor current ripple [10] . We model the on-resistance as a function of the channel width W and the gate-drive voltage V G :
where the process-dependent constants K, V th and α can be found by curve-fitting to the results obtained from simple simulation tests. The simulation setups are shown in Figure 11 . DC or small-signal AC simulations can be performed to estimate R on . In a DC simulation, which is more accurate because it takes into account a non-zero voltage drop across the transistor, the result depends on the load current I load . As shown in Figures 12-13 The switching loss in the output stage has two components, the loss P cap due to charging and discharging of the switch-node capacitance, and the loss P overlap due to the voltage/current overlaps during switching transitions. The loss P cap can be modeled as:
( )
where C P1 and C N1 denote the equivalent capacitance per 1 µm width, for the minimum channel length. These capacitances are not necessarily the same as the device (drain-to-bulk) capacitances. The total power loss of the power switches can be calculated as:
The total switching loss can be obtained by subtracting P Ron from the total loss obtained by simulation. Then, C P1 and C N1 can be estimated through simulations and fitting to the model (10) for various W P1 and W N1 . The simulation setup is very similar to Figure 8 , except that a DC current source I load is connected to the switching node (SW) instead of the external L and C, to speed up the simulation. Figure 14 shows the fitting result. These straight lines corresponding to the model (10) have offsets, which correspond to the additional switching loss P overlap .
The remaining part of the switching loss, i.e. the overlap loss P overlap , is modeled as a function of the parameters a, V g and I load , based on the simulation test results shown in Figures 15-17 . It is interesting to note the dependence on the tapering factor: for larger a (i.e. larger tf ), the rise and the fall times of the power MOSFET gate voltage become longer, and P overlap increases. Also, P overlap is approximately proportional to the load current I load , but almost independent of the supply voltage V g . This is because of a counter effect of shorter rise and fall times due to increasing V g (assuming V G = V g ). The model proposed for P overlap is: 
III. EFFICIENCY OPTIMIZATION
A combination of equations (5), (6), (10) and (12) gives the total power dissipation in the power stage:
, ,
For a given set of operating conditions, F s , V g , V out and I load , the objective is to find the design parameters W P1 , W N1 , a, V GP and V GN to minimize P tot . For the example considered in the paper, the optimum gate-drive supply voltages are equal to the supply voltage, V GN = V GP = V g . Then, partial derivatives of (13) with respect to the design parameters are:
( ) Figure 19 shows a comparison of the efficiency obtained from the model and by detailed circuit simulations. It can be observed that the power loss model tracks the detailed circuit simulation results very well. As F s increases, the optimum efficiency decreases, the optimum channel widths decrease, and the optimum tapering factor decreases. It should be noted that the actual efficiency results would be lower because of the additional constant losses on the series resistances neglected in the power-stage model developed in Section II.B for optimization purposes. Furthermore, losses due to parasitic inductances are not taken into account. Figure 20 shows the loss budget for the optimum design at F s = 10 MHz. The conduction losses (P Ron ) account for 46% of the total loss. Although the gate-drive losses are the most significant component of the switching loss, it is important to note that the overlap loss P overlap also affects the optimum result significantly. and W N1 , Lower = optimum tapering factor ) 
IV. CONCLUSIONS
The paper presents a detailed power loss model of the buck converter power stage in a standard CMOS process. The loss model includes the power dissipations in the drivers (P drv,P , P drv,N ), the conduction loss (P Ron ), and the switching losses due to the switch-node capacitance (P cap ), and the voltage/current overlaps (P overlap ). The parameters in the analytical loss model are obtained by fitting the results to simple detailed circuit simulations. It is shown that the power loss results from the model match simulation results over wide ranges of parameters and operating conditions.
For a given set of operating conditions, the power loss model allows optimum selection of the design parameters: the gate-drive tapering factor, the gate-drive voltage swings, and the widths of the power MOSFET devices. As an example, modeling and optimization results are described for a 2-to-1 V, 200 mA converter in a standard 0.35µ CMOS process, with switching frequencies in the range from 1 MHz to 10 MHz. We show that the model results are very close to the results obtained by detailed circuit simulations.
